

Table 10-1 MC68HC11A8 Instructions, Addressing Modes, and Execution Times
(Sheet 1 of 6)

Source Form(s)	Operation	Boolean Expression	Addressing Mode for Operand	Machine Coding (Hexadecimal) (Opcode Operands)	Bytes	Cycle	Condition Codes
ABA	Add Accumulators	A + B → A	INH	1B	1	2	S X H I N Z V C
ABX	Add B to X	X + 00B → X	INH	3A	1	3	-----
ABY	Add B to Y	Y + 00B → Y	INH	18 3A	2	4	-----
ADCA (opr)	Add with Carry to A	A + M + C → A	A IMM A DIR A EXT A INDY	89i 99dd B9hh A9ff 18 A9f	2 2 3 4 5	3-1 3-1 4-1 4-1 6-2	---11111
ADCB (opr)	Add with Carry to B	B + M + C → B	B IMM B DIR B EXT B INDY	C9ii D9dd F9hh E9ff 18 E9f	2 2 3 4 5	3-1 3-1 4-1 4-1 6-2	---11111
ADDA (opr)	Add Memory to A	A + M → A	A IMM A DIR A EXT A INDY	98ii 98dd B8hh A8ff 18 A8f	2 2 3 4 5	3-1 4-1 5-2 6-2 7-2	---11111
ADDB (opr)	Add Memory to B	B + M → B	B IMM B DIR B EXT B INDY	CBii DBdd FBhh EBff 18 EBf	2 2 3 4 5	3-1 4-1 5-2 6-2 7-2	---11111
ADD D (opr)	Add 16-Bit to D	D + M + 1 → D	IMM DIR EXT INDY	C3ii D3dd F3hh E3ff 18 E3f	3 2 3 4 5	3-3 4-7 5-10 6-10 7-8	---11111
ANDA (opr)	AND A with Memory	A → A	A IMM A DIR A EXT A INDY	84ii 94dd B4hh A4ff 18 A4f	2 2 3 4 5	3-1 4-1 5-2 6-2 7-2	---110-
ANDB (opr)	AND B with Memory	B → B	B IMM B DIR B EXT B INDY	C4ii D4dd F4hh E4ff 18 E4f	2 2 3 4 5	3-1 4-1 5-2 6-2 7-2	---110-
ASL (opr)	Arithmetic Shift Left		EXT INDY	78hh 68ff 18 68f	3 2 3	5-8 6-3 7-3	---1111
ASLA			INDY	48	1	2	2-1
ASLB			INH	58	1	2	2-1
ASLD	Arithmetic Shift Left Double		INH	05	1	3	2-2
ASR (opr)	Arithmetic Shift Right		EXT INDY	77hh 67ff 18 67f	3 2 3	5-8 6-3 7-3	---1111
ASRA			INDY	47	1	2	2-1
ASRB			INH	57	1	2	2-1
BCLR (opr)	Branch if Carry Clear	? C = 0	REL	24rr	2	3	8-1
BCC (opr)	Branch if Carry Clear	? C = 0	REL	15dd 1Dff 18 1Df	3 4 8	4-10 6-13 7-10	---110-
BEO (rel)	Branch if Carry Set	? C = 1	REL	25rr	2	3	8-1
BGE (rel)	Branch if ≥ Zero	? N ⊕ V = 0	REL	2Crr	2	3	8-1
BGT (rel)	Branch if > Zero	? Z + (N ⊕ V) = 0	REL	2Err	2	3	8-1
BHI (rel)	Branch if Higher	? C + Z = 0	REL	22rr	2	3	8-1
BHS (rel)	Branch if Higher or Same	? C + Z = 0	REL	24rr	2	3	8-1

*Cycle-by-cycle number provides a reference to Tables 10-2 through 10-8 which detail cycle-by-cycle operation.
Example: Table 10-1 Cycle-by-Cycle column reference number 2-4 equals Table 10-2 line item 2-4.

Table 10-1 MC68HC11A8 Instructions, Addressing Modes, and Execution Times
(Sheet 2 of 6)

Source Form(s)	Operation	Boolean Expression	Addressing Mode for Operand	Machine Coding (Hexadecimal) (Opcode Operands)	Bytes	Cycle	Condition Codes
BITA (opr)	Bit(s) Test A with Memory	A → M	A IMM A DIR A EXT A INDY	85ii 95dd B5hh A5ff 18 A5f	2 2 3 4 5	3-1 4-1 4-1 5-2 6-2	---110-
BITB (opr)	Bit(s) Test B with Memory	B → M	B IMM B DIR B EXT B INDY	C5ii D5dd F5hh E5ff 18 E5f	2 2 3 4 5	3-1 4-1 4-1 5-2 6-2	---110-
BLE (rel)	Branch if ≤ Zero	? Z + (N ⊕ V) = 1	REL	2Frr	2	3	8-1
BLO (rel)	Branch if Lower	? C = 1	REL	25rr	2	3	8-1
BLS (rel)	Branch if Lower or Same	? C + Z = 1	REL	23rr	2	3	8-1
BLT (rel)	Branch if < Zero	? N ⊕ V = 1	REL	20rr	2	3	8-1
BMI (rel)	Branch if Minus	? N = 1	REL	28rr	2	3	8-1
BNE (rel)	Branch if Not = Zero	? Z = 0	REL	2Arr	2	3	8-1
BPL (rel)	Branch if Plus	? N = 0	REL	2Ar	2	3	8-1
BRA (rel)	Branch Always	? N = 1	REL	20rr	2	3	8-1
BRCLR (opr)	Branch if Bit(s) Clear	? M • mm = 0	DIR INDY	13dd 12ff 11ff 10ff 18 10f	4 6 6 6 8	4-11 4-11 5-14 6-11	-----
BRN (rel)	Branch Never	? I = 0	REL	21rr	2	3	8-1
BRSET (opr)	Branch if Bit(s) Set	? (M) • mm = 0	DIR INDY	12dd 11ff 10ff 18 10f	4 6 6 8	4-11 4-11 5-14 6-11	-----
BSET (opr)	Set Bit(s)	M • mm → M	DIR INDY	14dd 13ff 12ff 18 12f	3 3 4 8	4-10 4-10 5-13 7-10	---110-
BSR (rel)	Branch to Subroutine	See Special Ops	REL	8Drr	2	6	8-2
BVC (rel)	Branch if Overflow Clear	? V = 0	REL	28rr	2	3	8-1
BVS (rel)	Branch if Overflow Set	? V = 1	REL	29rr	2	3	8-1
CBA	Compare A to B	A - B	INH	11	1	2	2-1
CLC	Clear Carry Bit	0 → C	INH	0C	1	2	2-1
CLI	Clear Interrupt Mask	0 → I	INH	0E	1	2	2-1
CLR (opr)	Clear Memory Byte	0 → M	EXT INDY	7Ehh 6Eff 18 6Ef	2 2 3	6-8 6-3 7-3	---0 100
CLRA	Clear Accumulator A	0 → A	A INH	4F	1	2	2-1
CLRB	Clear Accumulator B	0 → B	B INH	5F	1	2	2-1
CLV	Clear Overflow Flag	0 → V	INH	0A	1	2	2-1
CMPA (opr)	Compare A to Memory	A - M	A IMM A DIR A EXT A INDY	81ii 91dd A1ff 18 A1f	2 2 3 4	3-1 4-1 5-2 6-2	---1111
CMPB (opr)	Compare B to Memory	B - M	B IMM B DIR B EXT B INDY	C1ii D1dd F1hh E1ff 18 E1f	2 2 3 4	3-1 4-1 5-2 6-2	---1111
COM (opr)	1's Complement Memory Byte	FFF - M → M	EXT INDY	73hh 63ff 18 63f	3 2 6	5-8 6-3 7-3	---1101
COMA	1's Complement A	FFF - A → A	A INH	43	1	2	2-1
COMB	1's Complement B	FFF - B → B	B INH	53	1	2	2-1
CPD (opr)	Compare D to Memory 16-Bit	D - MM + 1	IMM DIR EXT INDY	1A 83j 1A 93dd 1A B3hh 1A A3ff CD A3f	4 5 6 7 3	3-5 4-9 5-11 6-11 7-8	---1111

*Cycle-by-cycle number provides a reference to Tables 10-2 through 10-8 which detail cycle-by-cycle operation.
Example: Table 10-1 Cycle-by-Cycle column reference number 2-4 equals Table 10-2 line item 2-4.

Table 10-1 MC68HC11A8 Instructions, Addressing Modes, and Execution Times
(Sheet 3 of 6)

Source Form(s)	Operation	Boolean Expression	Addressing Mode for Operand	Machine Coding (Hexadecimal)	Opcode	Operands(s)	Bytes	Cycle by Cycle*	Condition Codes
CFX (op)	Compare X to Memory / 16-Bit	$X \sim MM + 1$	IMM DIR EXT IND X	8C 9Cdd BC hh AC ff CD AC ff	8C 9Cdd BC hh AC ff CD AC ff	3 2 2 2 2 2	4 5 6 7 8 9	3-3 4-7 5-10 6-10 7-8	-----1111
CFY (op)	Compare Y to Memory / 16-Bit	$Y \sim MM + 1$	IMM DIR EXT IND X	188C 189Cdd 18BC hh 1A AC ff 18 AC ff	188C 189Cdd 18BC hh 1A AC ff 18 AC ff	3 4 4 4 3	5 6 7 8 7	3-5 4-9 5-11 6-11 7-8	-----1111
DAA	Decimal Adjust A	Adjust Sum to BCD	INH	19	19	1	2	2-1	-----1111
DEC (op)	Decrement Memory Byte	$M - 1 \rightarrow M$	EXT IND X IND Y	7A hh 6A ff 18 6A ff	7A hh 6A ff 18 6A ff	3 2 3	6 6 7	5-8 6-3 7-3	-----111-
DECA	Decrement Accumulator A	$A - 1 \rightarrow A$	A INH	4A	4A	1	2	2-1	-----111-
DECB	Decrement Accumulator B	$B - 1 \rightarrow B$	B INH	5A	5A	1	2	2-1	-----111-
DES	Decrement Stack Pointer	$SP - 1 \rightarrow SP$	INH	34	34	1	3	2-3	-----111-
DEX	Decrement Index Register X	$IX - 1 \rightarrow IX$	INH	09	09	1	3	2-2	-----11--
DEY	Decrement Index Register Y	$Y - 1 \rightarrow Y$	INH	18 09	18 09	2	4	2-4	-----11--
EDRA (op)	Exclusive OR A with Memory	$A \oplus M \rightarrow A$	A IMM A DIR A EXT A IND X A IND Y	8B 9Bdd 8B hh A8 ff 18 A8 ff	8B 9Bdd 8B hh A8 ff 18 A8 ff	2 2 2 2 3	3 4 4 4 5	3-1 4-1 5-2 6-2 7-2	-----110-
EROR (op)	Exclusive OR B with Memory	$B \oplus M \rightarrow B$	B IMM B DIR B EXT B IND X B IND Y	CB DBdd FB hh 88 ff 18 88 ff	CB DBdd FB hh 88 ff 18 88 ff	2 2 2 2 3	3 4 4 4 5	3-1 4-1 5-2 6-2 7-2	-----110-
FDIV	Fractional Divide 16 by 16	$DX \rightarrow IX; r \rightarrow D$	INH	02	02	1	41	2-17	-----111
IDIV	Integer Divide 16 by 16	$DX \rightarrow IX; r \rightarrow D$	INH	03	03	1	41	2-17	-----111
INC (op)	Increment Memory Byte	$M + 1 \rightarrow M$	EXT IND X IND Y	7C hh 6C ff 18 6C ff	7C hh 6C ff 18 6C ff	3 2 3	6 6 7	5-8 6-3 7-3	-----111-
INCA	Increment Accumulator A	$A + 1 \rightarrow A$	A INH	4C	4C	1	2	2-1	-----111-
INCB	Increment Accumulator B	$B + 1 \rightarrow B$	B INH	5C	5C	1	2	2-1	-----111-
INX	Increment Stack Pointer	$SP + 1 \rightarrow SP$	INH	31	31	1	3	2-3	-----111-
INX	Increment Index Register X	$IX + 1 \rightarrow IX$	INH	08	08	1	3	2-2	-----11--
INY	Increment Index Register Y	$Y + 1 \rightarrow Y$	INH	18 08	18 08	2	4	2-4	-----11--
JMP (op)	Jump	See Special Ops	EXT IND X IND Y	7E hh 6E ff 18 6E ff	7E hh 6E ff 18 6E ff	3 2 3	3 3 4	5-1 6-1 7-1	-----110-
JSR (op)	Jump to Subroutine	See Special Ops	DIR EXT IND X IND Y	9D dd BD hh AD ff 18 AD ff	9D dd BD hh AD ff 18 AD ff	3 3 2 3	5 6 6 7	4-8 5-12 6-12 7-9	-----110-
LDAA (op)	Load Accumulator A	$M \rightarrow A$	A IMM A DIR A EXT A IND X A IND Y	8B 9Bdd 8B hh A8 ff 18 A8 ff	8B 9Bdd 8B hh A8 ff 18 A8 ff	2 2 2 2 3	3 4 4 4 5	3-1 4-1 5-2 6-2 7-2	-----110-
LDAB (op)	Load Accumulator B	$M \rightarrow B$	B IMM B DIR B EXT B IND X B IND Y	CB DBdd FB hh E8 ff 18 E8 ff	CB DBdd FB hh E8 ff 18 E8 ff	2 2 2 2 3	3 4 4 4 5	3-1 4-1 5-2 6-2 7-2	-----110-
LDX (op)	Load Double Accumulator D	$M \rightarrow A, M + 1 \rightarrow B$	IMM DIR EXT IND X IND Y	CC DCdd FC hh EC ff 18 EC ff	CC DCdd FC hh EC ff 18 EC ff	3 3 3 3 3	3 4 4 5 6	3-2 4-3 5-4 6-6 7-6	-----110-

*Cycle-by-cycle number provides a reference to Tables 10-2 through 10-8 which detail cycle-by-cycle operation.
Example: Table 10-1 Cycle-by-Cycle column reference number 2-4 equals Table 10-2 line item 2-4.

Table 10-1 MC68HC11A8 Instructions, Addressing Modes, and Execution Times
(Sheet 4 of 6)

Source Form(s)	Operation	Boolean Expression	Addressing Mode for Operand	Machine Coding (Hexadecimal)	Opcode	Operands(s)	Bytes	Cycle by Cycle*	Condition Codes
LDS (op)	Load Stack Pointer	$M, M + 1 \rightarrow SP$	IMM DIR EXT IND X IND Y	8E 9Edd BE hh AE ff 18 AE ff	8E 9Edd BE hh AE ff 18 AE ff	3 2 2 2 2	3 4 5 6 6	3-2 4-3 5-6 6-6 7-6	-----110-
LDX (op)	Load Index Register X	$M, M + 1 \rightarrow IX$	IMM DIR EXT IND X IND Y	CE DEdd FE hh EE ff CD EE ff	CE DEdd FE hh EE ff CD EE ff	3 2 2 2 3	3 4 4 5 6	3-2 4-3 5-6 6-6 7-6	-----110-
LDY (op)	Load Index Register Y	$M, M + 1 \rightarrow Y$	IMM DIR EXT IND X IND Y	18 CE 18 DEdd 18 FE hh 1A EE ff 18 EE ff	18 CE 18 DEdd 18 FE hh 1A EE ff 18 EE ff	4 3 3 3 3	6 5 5 6 6	3-4 4-5 5-6 6-7 7-6	-----110-
LSL (op)	Logical Shift Left	Logical Shift Left	EXT IND X IND Y	78 hh 68 ff 18 68 ff	78 hh 68 ff 18 68 ff	3 2 3	6 6 7	5-8 6-3 7-3	-----1111
LSL (op)	Logical Shift Left	Logical Shift Left	INH	05	05	1	3	2-2	-----1111
LSR (op)	Logical Shift Right	Logical Shift Right	EXT IND X IND Y	64 ff 74 hh 18 64 ff	64 ff 74 hh 18 64 ff	3 2 3	6 6 7	5-8 6-3 7-3	-----1111
LSR (op)	Logical Shift Right	Logical Shift Right	INH	04	04	1	3	2-2	-----0111
MUL	Multiply 8 by 8	$A \times B \rightarrow D$	INH	3D	3D	1	10	2-13	-----1
NEG (op)	2's Complement Memory Byte	$0 - M \rightarrow M$	EXT IND X IND Y	70 hh 60 ff 18 60 ff	70 hh 60 ff 18 60 ff	3 2 3	6 6 7	5-8 6-3 7-3	-----1111
NEGA	2's Complement A	$0 - A \rightarrow A$	A INH	40	40	1	2	2-1	-----1111
NEGB	2's Complement B	$0 - B \rightarrow B$	B INH	50	50	1	2	2-1	-----1111
NOP	No Operation	No Operation	INH	01	01	1	2	2-1	-----110-
ORAA (op)	OR Accumulator A (Inclusive)	$A + M \rightarrow A$	A IMM A DIR A EXT A IND X A IND Y	8A 9A dd BA hh AA ff 18 AA ff	8A 9A dd BA hh AA ff 18 AA ff	2 2 2 2 3	3 4 4 4 5	3-1 4-1 5-2 6-2 7-2	-----110-
ORAB (op)	OR Accumulator B (Inclusive)	$B + M \rightarrow B$	B IMM B DIR B EXT B IND X B IND Y	CA DA dd FA hh EA ff 18 EA ff	CA DA dd FA hh EA ff 18 EA ff	2 2 2 2 3	3 4 4 4 5	3-1 4-1 5-2 6-2 7-2	-----110-
PSHA	Push A onto Stack	$A \rightarrow SK, SP = SP - 1$	A INH	36	36	1	3	2-6	-----110-
PSHB	Push B onto Stack	$B \rightarrow SK, SP = SP - 1$	B INH	37	37	1	3	2-6	-----110-
PSHX	Push X onto Stack (Lo First)	$IX \rightarrow SK, SP = SP - 2$	INH	3C	3C	1	4	2-7	-----110-
PSHY	Push Y onto Stack (Lo First)	$Y \rightarrow SK, SP = SP - 2$	INH	18 3C	18 3C	2	5	2-8	-----110-
PULA	Pull A from Stack	$SP = SP + 1, A \leftarrow SK$	A INH	32	32	1	4	2-9	-----110-
PULB	Pull B from Stack	$SP = SP + 1, B \leftarrow SK$	B INH	33	33	1	4	2-9	-----110-
PULX	Pull X from Stack (Hi First)	$SP = SP + 2, IX \leftarrow SK$	INH	38	38	1	5	2-10	-----110-
PULY	Pull Y from Stack (Hi First)	$SP = SP + 2, Y \leftarrow SK$	INH	18 38	18 38	2	6	2-11	-----110-
ROL (op)	Rotate Left	Rotate Left	EXT IND X IND Y	79 hh 69 ff 18 69 ff	79 hh 69 ff 18 69 ff	3 2 3	6 6 7	5-8 6-3 7-3	-----1111
ROL (op)	Rotate Left	Rotate Left	INH	59	59	1	2	2-1	-----1111

*Cycle-by-cycle number provides a reference to Tables 10-2 through 10-8 which detail cycle-by-cycle operation.
Example: Table 10-1 Cycle-by-Cycle column reference number 2-4 equals Table 10-2 line item 2-4.

Table 10-1 MC68HC11A8 Instructions, Addressing Modes, and Execution Times
(Sheet 5 of 6)

Source Form(s)	Operation	Boolean Expression	Addressing Mode for Operand	Machine Coding (Hexadecimal) Opcode	Operands(s)	Bytes	Cycle	by Cycle*	Condition Codes
ROR (opr)	Rotate Right		IND X IND Y A INH B INH	78/hh 68/ff 18 68/ff 48 58	3 2 3 1 2	6 6 7 2 2	5-8	----1111	
RORA									
RORB									
RTI	Return from Interrupt	See Special Ops	INH	3B	1	12	2-14	11111111	
RTS	Return from Subroutine	See Special Ops	INH	39	1	5	2-12	11111111	
SBA	Subtract B from A	A-B → A	INH	10	1	2	2-1	----1111	
SBCA (opr)	Subtract with Carry from A	A-M-C → A	A IMM A DIR A EXT A IND X A IND Y	82/ll 92/dd B2/hh A2/ff 18 A2/ff	2 2 3 4 3	2 2 3 4 3	3-1 4-1 5-2 6-2 7-2	----1111	
SBCB (opr)	Subtract with Carry from B	B-M-C → B	B IMM B DIR B EXT B IND X B IND Y	C2/ll D2/dd F2/hh E2/ff 18 E2/ff	2 2 3 4 3	2 2 3 4 3	3-1 4-1 5-2 6-2 7-2	----1111	
SEC	Set Carry	1 → C	INH	0D	1	2	2-1	-----1	
SEI	Set Interrupt Mask	1 → I	INH	0F	1	2	2-1	---1----	
SEV	Set Overflow Flag	1 → V	INH	0B	1	2	2-1	---1----	
STAA (opr)	Store Accumulator A	A → M	A DIR A EXT A IND X A IND Y	97/dd B7/hh A7/ff 18 A7/ff	2 3 4 3	3 4 4 3	4-2 5-3 6-5 7-5	----110-	
STAB (opr)	Store Accumulator B	B → M	B DIR B EXT B IND X B IND Y	D7/dd E7/ff 18 E7/ff	2 3 4 3	3 4 4 3	4-2 5-3 6-5 7-5	----110-	
STD (opr)	Store Accumulator D	A → M, B → M + 1	DIR EXT IND X IND Y	DD/dd FD/hh ED/ff 18 ED/ff	2 3 5 3	4 5 5 3	4-4 5-5 6-8 7-7	----110-	
STOP	Stop Internal Clocks		INH	CF	1	2	2-1	-----	
STP (opr)	Store Stack Pointer	SP → MM + 1	DIR EXT IND X IND Y	9F/dd BF/hh AF/ff 18 AF/ff	2 3 4 3	4 5 5 3	4-4 5-5 6-8 7-7	----110-	
STX (opr)	Store Index Register X	IX → MM + 1	DIR EXT IND X IND Y	DF/dd EF/ff CF/ff 7-7	2 3 5 3	4 5 5 3	4-4 5-5 6-8 7-7	----110-	
STR (opr)	Store Index Register Y	IY → MM + 1	DIR EXT IND X IND Y	18 DF/dd 18 FF/hh 1A EF/ff 18 EF/ff	3 5 4 3	5 6 6 3	4-6 5-7 6-9 7-7	----110-	
SUBA (opr)	Subtract Memory from A	A-M → A	A IMM A DIR A EXT A IND X A IND Y	80/ll 90/dd B0/hh A0/ff 18 A0/ff	2 3 4 2 3	3 4 4 2 3	3-1 4-1 5-2 6-2 7-2	----1111	
SUBB (opr)	Subtract Memory from B	B-M → B	B IMM B DIR B EXT B IND X B IND Y	C0/ll D0/dd F0/hh E0/ff 18 E0/ff	2 3 4 2 3	3 4 4 2 3	3-1 4-1 5-2 6-2 7-2	----1111	
SUBD (opr)	Subtract Memory from D	D-MM + 1 → D	IMM DIR EXT IND X IND Y	83/ll 93/dd B3/hh A3/ff 18 A3/ff	3 4 5 6 3	4 5 6 6 3	3-3 4-7 5-10 6-10 7-8	----1111	
SWI	Software Interrupt	See Special Ops	INH	3F	1	14	2-15	---1----	
TAB	Transfer A to B	A → B	INH	16	1	2	2-1	----110-	
TAP	Transfer A to CC Register	A → CCR	INH	06	1	2	2-1	11111111	
TBA	Transfer B to A	B → A	INH	17	1	2	2-1	----110-	

*Cycle-by-cycle number provides a reference to Tables 10-2 through 10-8 which detail cycle-by-cycle operation.
Example: Table 10-1 Cycle-by-Cycle column reference number 2-4 equals Table 10-2 line item 2-4.

Table 10-1 MC68HC11A8 Instructions, Addressing Modes, and Execution Times
(Sheet 6 of 6)

Source Form(s)	Operation	Boolean Expression	Addressing Mode for Operand	Machine Coding (Hexadecimal) Opcode	Operands(s)	Bytes	Cycle	by Cycle*	Condition Codes
TEST	TEST (Only in Test Modes)	Address Bus Counts	INH	00	1	1	2-20	-----	
TPA	Transfer CC Register to A	CCR → A	INH	07	1	2	2-1	-----	
TST (opr)	Test for Zero or Minus	M-0	EXT IND X IND Y	70/hh 60/ff 18 60/ff	3 2 3	6 6 7	5-9 6-4 7-4	----1100	
TSTA		A-0	A INH	4D	1	2	2-1	----1100	
TSTB		B-0	B INH	5D	1	2	2-1	----1100	
TSX	Transfer Stack Pointer to X	SP + 1 → IX	INH	30	1	3	2-3	-----	
TSY	Transfer Stack Pointer to Y	SP + 1 → IY	INH	18 30	2	4	2-5	-----	
TXS	Transfer X to Stack Pointer	IX - 1 → SP	INH	35	1	3	2-2	-----	
TYS	Transfer Y to Stack Pointer	IY - 1 → SP	INH	18 35	2	4	2-4	-----	
WAI	Wait for Interrupt	Stack Regs & WAIT	INH	3E	1	1	2-16	-----	
XGDX	Exchange D with X	IX → D, D → IX	INH	8F	1	3	2-2	-----	
XGDY	Exchange D with Y	IY → D, D → IY	INH	18 8F	2	4	2-4	-----	

*Cycle-by-cycle number provides a reference to Tables 10-2 through 10-8 which detail cycle-by-cycle operation.
Example: Table 10-1 Cycle-by-Cycle column reference number 2-4 equals Table 10-2 line item 2-4.

- **Infinity or Until Reset Occurs
- ***12 Cycles are used beginning with the opcode fetch. A wait state is entered which remains in effect for an integer number of MPU E-clock cycles (n) until an interrupt is recognized. Finally, two additional cycles are used to fetch the appropriate interrupt vector (14 + n total).
- dd = 8-Bit Direct Address (\$0000-\$00FF) (High Byte Assumed to be \$00)
- ff = 8-Bit Positive Offset \$00 (0) to \$FF (255) (Is Added to Index)
- hh = High Order Byte of 16-Bit Extended Address
- ll = One Byte of Immediate Data
- ij = High Order Byte of 16-Bit Immediate Data
- kk = Low Order Byte of 16-Bit Immediate Data
- mm = Low Order Byte of 16-Bit Extended Address
- nn = 8-Bit Bit Mask (Set Bits to be Affected)
- rr = Signed Relative Offset \$80 (-128) to \$7F (+127) (Offset Relative to the Address Following the Machine Code Offset Byte)

Table 3-1 Register and Control Bit Assignments (Sheet 1 of 2)

\$1000	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	PORTA	I/O Port A
\$1001									Reserved	
\$1002	STAF	STAI	CHWM	HNDS	ON	PLS	EGA	INWB	PIOC	Parallel I/O Control Register
\$1003	Bit 7								PORTC	I/O Port C
\$1004	Bit 7								PORTB	Output Port B
\$1005	Bit 7								PORTL	Alternate Latched Port C
\$1006									Reserved	
\$1007	Bit 7								DDRC	Data Direction for Port C
\$1008			Bit 5						PORTD	I/O Port D
\$1009			Bit 5						DDRD	Data Direction for Port D
\$100A	Bit 7								PORTE	Input Port E
\$100B	FOC1	FOC2	FOC3	FOC4	FOC5				CFORC	Compare Force Register
\$100C	OC1M7	OC1M6	OC1M5	OC1M4	OC1M3				OC1M	OCI Action Mask Register
\$100D	OC1D7	OC1D6	OC1D5	OC1D4	OC1D3				OC1D	OCI Action Data Register
\$100E	Bit 15								TCNT	Timer Counter Register
\$100F	Bit 7									
\$1010	Bit 15								TIC1	Input Capture 1 Register
\$1011	Bit 7									
\$1012	Bit 15								TIC2	Input Capture 2 Register
\$1013	Bit 7									
\$1014	Bit 15								TIC3	Input Capture 3 Register
\$1015	Bit 7									
\$1016	Bit 15								TOC1	Output Compare 1 Register
\$1017	Bit 7									
\$1018	Bit 15								TOC2	Output Compare 2 Register
\$1019	Bit 7									
\$101A	Bit 15								TOC3	Output Compare 3 Register
\$101B	Bit 7									
\$101C	Bit 15								TOC4	Output Compare 4 Register
\$101D	Bit 7									
\$101E	Bit 15								TOC5	Output Compare 5 Register
\$101F	Bit 7									

Table 3-1 Register and Control Bit Assignments (Sheet 2 of 2)

\$1020	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	OM2	OM1	OM0	OM5	OM4	OM3	OM2	OM1	OM0	TCTL1	Timer Control Register 1	
\$1021									EDG1B	EDG1A	EDG2B	EDG2A	EDG3B	EDG3A				TCTL2	Timer Control Register 2	
\$1022	OC11	OC21	OC31	OC41	OC51	IC11	IC21	IC31										TMSK1	Timer Interrupt Mask Register 1	
\$1023	OC1F	OC2F	OC3F	OC4F	OC5F	IC1F	IC2F	IC3F										TLG1	Timer Interrupt Flag Register 1	
\$1024	TOI	RTII	PAOVI	PAII					PTI	PR0								TMSK2	Timer Interrupt Mask Register 2	
\$1025	TOF	RTIF	PAOVF	PAIF														TLG2	Timer Interrupt Flag Register 2	
\$1026	DDRA7	PAEN	PAMOD	PEDEG					RTIR1	RTIR0								PACTL	Pulse Accumulator Control Register	
\$1027	Bit 7																	PAONT	Pulse Accumulator Count Register	
\$1028	SPIE	SPE	DWOM	MSTR	CPOL	CPHA	SPRI	SPR0										SPCR	SPI Control Register	
\$1029	SPIF	WCOL		MODF														SSR	SPI Status Register	
\$102A	Bit 7																	SPDR	SPI Data Register	
\$102B	TOLR		SCP1	SCF0	RCKB	SCR2	SCR1	SCR0										BAUD	SCI Baud Rate Control	
\$102C	R8	T8		M	WAKE													SCCR1	SCI Control Register 1	
\$102D	TIE	TOIE	RIE	ILIE	TE	RE	RWU	SBK										SCCR2	SCI Control Register 2	
\$102E	TRDE	TC	RDRF	IDLE	OR	NF	FE											SCSR	SCI Status Register	
\$102F	Bit 7																	SCDR	SCI Data (Read RDR, Write TDR)	
\$1030	CCF		SCAN	MULT	CD	CC	CB	CA										ADCTL	AD Control Register	
\$1031	Bit 7																	ADR1	AD Result Register 1	
\$1032	Bit 7																	ADR2	AD Result Register 2	
\$1033	Bit 7																	ADR3	AD Result Register 3	
\$1034	Bit 7																	ADR4	AD Result Register 4	
\$1035																			Reserved	
\$1038																			Reserved	
\$1039	ADPU	CSEL	RQCE	DLY	CME		CR1	CR0										OPTION	System Configuration Options	
\$103A	Bit 7																	COFRST	Amr/Reset COP Timer Circuitry	
\$103B	ODD	EVEN		BYTE	ROW	ERASE	EELAT	EEPGM										PPROG	EEPROM Program Control Register	
\$103C	RBOOT	SMOD	MDA	IRV	PSEL3	PSEL2	PSEL1	PSEL0										HPPIO	Highest Priority 1-Bit Int and Misc	
\$103D	RAM3	RAM2	RAM1	RAM0	REG3	REG2	REG1	REG0												RAM and I/O Mapping Register
\$103E	TILOP		CCOR	CBVP	DISR	FQM	FCOP	TCON										TEST1	Factory Test Control Register	
\$103F									NOSEC	NOCOP	ROMON	EEON	CONFIG							COP, ROM, and EEPROM Enables